|
ATmega2560
Hardware definitions
|
Register map definitions. More...
Enumerations | |
| enum | : uint16_t { register_file_start = 0x0000 , register_file_end = 0x001F , io_space_start = 0x0020 , io_space_end = 0x005F , extended_io_start = 0x0060 , extended_io_end = 0x01FF , sram_start = 0x0200 , sram_end = 0x21FF , io_offset = 0x20 , sbi_cbi_last_address = 0x003F , in_out_last_address = 0x005F , invalid_io_address = 0xFFFF } |
| Memory-mapped I/O ranges. More... | |
| enum | : uint16_t { PINA = 0x020 , DDRA = 0x021 , PORTA = 0x022 , PINB = 0x023 , DDRB = 0x024 , PORTB = 0x025 , PINC = 0x026 , DDRC = 0x027 , PORTC = 0x028 , PIND = 0x029 , DDRD = 0x02A , PORTD = 0x02B , PINE = 0x02C , DDRE = 0x02D , PORTE = 0x02E , PINF = 0x02F , DDRF = 0x030 , PORTF = 0x031 , PING = 0x032 , DDRG = 0x033 , PORTG = 0x034 , TIFR0 = 0x035 , TIFR1 = 0x036 , TIFR2 = 0x037 , TIFR3 = 0x038 , TIFR4 = 0x039 , TIFR5 = 0x03A , PCIFR = 0x03B , EIFR = 0x03C , EIMSK = 0x03D , GPIOR0 = 0x03E , EECR = 0x03F , EEDR = 0x040 , EEARL = 0x041 , EEARH = 0x042 , GTCCR = 0x043 , TCCR0A = 0x044 , TCCR0B = 0x045 , TCNT0 = 0x046 , OCR0A = 0x047 , OCR0B = 0x048 , GPIOR1 = 0x04A , GPIOR2 = 0x04B , SPCR = 0x04C , SPSR = 0x04D , SPDR = 0x04E , ACSR = 0x050 , OCDR = 0x051 , SMCR = 0x053 , MCUSR = 0x054 , MCUCR = 0x055 , SPMCSR = 0x057 , RAMPZ = 0x05B , EIND = 0x05C , SPL = 0x05D , SPH = 0x05E , SREG = 0x05F , WDTCSR = 0x060 , CLKPR = 0x061 , PRR0 = 0x064 , PRR1 = 0x065 , OSCCAL = 0x066 , PCICR = 0x068 , EICRA = 0x069 , EICRB = 0x06A , PCMSK0 = 0x06B , PCMSK1 = 0x06C , PCMSK2 = 0x06D , TIMSK0 = 0x06E , TIMSK1 = 0x06F , TIMSK2 = 0x070 , TIMSK3 = 0x071 , TIMSK4 = 0x072 , TIMSK5 = 0x073 , XMCRA = 0x074 , XMCRB = 0x075 , ADCL = 0x078 , ADCH = 0x079 , ADCSRA = 0x07A , ADCSRB = 0x07B , ADMUX = 0x07C , DIDR2 = 0x07D , DIDR0 = 0x07E , DIDR1 = 0x07F , TCCR1A = 0x080 , TCCR1B = 0x081 , TCCR1C = 0x082 , TCNT1L = 0x084 , TCNT1H = 0x085 , ICR1L = 0x086 , ICR1H = 0x087 , OCR1AL = 0x088 , OCR1AH = 0x089 , OCR1BL = 0x08A , OCR1BH = 0x08B , OCR1CL = 0x08C , OCR1CH = 0x08D , TCCR3A = 0x090 , TCCR3B = 0x091 , TCCR3C = 0x092 , TCNT3L = 0x094 , TCNT3H = 0x095 , ICR3L = 0x096 , ICR3H = 0x097 , OCR3AL = 0x098 , OCR3AH = 0x099 , OCR3BL = 0x09A , OCR3BH = 0x09B , OCR3CL = 0x09C , OCR3CH = 0x09D , TCCR4A = 0x0A0 , TCCR4B = 0x0A1 , TCCR4C = 0x0A2 , TCNT4L = 0x0A4 , TCNT4H = 0x0A5 , ICR4L = 0x0A6 , ICR4H = 0x0A7 , OCR4AL = 0x0A8 , OCR4AH = 0x0A9 , OCR4BL = 0x0AA , OCR4BH = 0x0AB , OCR4CL = 0x0AC , OCR4CH = 0x0AD , TCCR2A = 0x0B0 , TCCR2B = 0x0B1 , TCNT2 = 0x0B2 , OCR2A = 0x0B3 , OCR2B = 0x0B4 , ASSR = 0x0B6 , TWBR = 0x0B8 , TWSR = 0x0B9 , TWAR = 0x0BA , TWDR = 0x0BB , TWCR = 0x0BC , TWAMR = 0x0BD , UCSR0A = 0x0C0 , UCSR0B = 0x0C1 , UCSR0C = 0x0C2 , UBRR0L = 0x0C4 , UBRR0H = 0x0C5 , UDR0 = 0x0C6 , UCSR1A = 0x0C8 , UCSR1B = 0x0C9 , UCSR1C = 0x0CA , UBRR1L = 0x0CC , UBRR1H = 0x0CD , UDR1 = 0x0CE , UCSR2A = 0x0D0 , UCSR2B = 0x0D1 , UCSR2C = 0x0D2 , UBRR2L = 0x0D4 , UBRR2H = 0x0D5 , UDR2 = 0x0D6 , PINH = 0x100 , DDRH = 0x101 , PORTH = 0x102 , PINJ = 0x103 , DDRJ = 0x104 , PORTJ = 0x105 , PINK = 0x106 , DDRK = 0x107 , PORTK = 0x108 , PINL = 0x109 , DDRL = 0x10A , PORTL = 0x10B , TCCR5A = 0x120 , TCCR5B = 0x121 , TCCR5C = 0x122 , TCNT5L = 0x124 , TCNT5H = 0x125 , ICR5L = 0x126 , ICR5H = 0x127 , OCR5AL = 0x128 , OCR5AH = 0x129 , OCR5BL = 0x12A , OCR5BH = 0x12B , OCR5CL = 0x12C , OCR5CH = 0x12D , UCSR3A = 0x130 , UCSR3B = 0x131 , UCSR3C = 0x132 , UBRR3L = 0x134 , UBRR3H = 0x135 , UDR3 = 0x136 } |
| Peripheral register addresses. More... | |
Register map definitions.
| anonymous enum : uint16_t |
Memory-mapped I/O ranges.
| anonymous enum : uint16_t |
Peripheral register addresses.